Path: OKDatasheet > Semiconductor Datasheet > TI Datasheet > CD74HCT107E
CD74HCT107E manual: HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH RESET
CD74HCT107E Similar
- CD74AC00E
- QUAD 2-INPUT NAND GATES
- CD74AC00M
- QUAD 2-INPUT NAND GATES
- CD74AC00M96
- QUAD 2-INPUT NAND GATES
- CD74AC02E
- QUAD 2-INPUT NOR GATES
- CD74AC02E
- QUAD 2-INPUT NOR GATES
- CD74AC02E
- QUAD 2-INPUT NOR GATES
- CD74AC02M
- QUAD 2-INPUT NOR GATES
- CD74AC02M96
- QUAD 2-INPUT NOR GATES
CD74HCT107E Datasheet and CD74HCT107E manual
Manufacturer : TI
Packing :
Pins : 14
Temperature : Min -55 °C | Max 125 °C
Size : 61 KB
Application : HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH RESET
CD74HCT107E PDF Download
